By Topic

Analog gates for a VLSI fuzzy processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
V. Catania ; Istituto di Inf. e Telecommun., Catania Univ., Italy ; M. Russo

In this paper we present proposals of some basic synchronous fuzzy circuits which are of help in the design of fuzzy processors. Our proposal is a compromise between a digital and an analog solution. We discretize the degrees of membership and make each elementary operator regenerate the valid levels We thus obtain circuits which virtually make no mistakes, regardless of the number of cascading stages and retroactions. So these circuits exhibit high noise immunity. This means that these “fuzzy-gates” are robust. As the fuzzy-gates proposed use a CMOS technology similar to that of the digital approach, they share the performance of the latter as far as dissipated power is concerned

Published in:

VLSI Design, 1995., Proceedings of the 8th International Conference on

Date of Conference:

4-7 Jan 1995