By Topic

Efficient simulation of interconnect and mixed analog-digital circuits in ACES

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. Devgan ; IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA ; R. A. Rohrer

Adaptively Controlled Explicit Simulation (ACES) is a new timing simulation technique for the analysis of integrated circuits and systems. This paper describes various techniques for the enhancement of ACES to the simulation of analog, mixed analog-digital and interconnect circuits. Firstly, the use of AWE macromodels in ACES is proposed for efficient and accurate simulation of interconnect circuits with nonlinear terminations. Circuit topology constraints are removed in ACES by using efficient techniques for the simulation of loops of capacitors and floating capacitors. The use of variable accuracy device models is proposed for accurate simulation of analog and mixed analog/digital circuits. These enhancements make ACES an efficient solution to problems previously regarded as domain of conventional circuit simulators, like SPICE, which are too expensive for most practical applications

Published in:

VLSI Design, 1995., Proceedings of the 8th International Conference on

Date of Conference:

4-7 Jan 1995