By Topic

Optimum retiming of large sequential circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Chakradhar, S.T. ; Comput. & Commun. Res. Lab., NEC Res. Inst., Princeton, NJ, USA

We present a new, fast algorithm for optimally retiming large sequential circuits under the unit delay model. Our method consists of two main steps: (1) computation of the optimum clock period and (2) computation of a feasible retiming For the optimum clock period. We construct a path graph that has as many vertices as there are flip-flops in the circuit. The path graph also has an additional vertex that corresponds to all primary Inputs and outputs of the circuit. There is an arc from a vertex to another if there is a strictly combinational path between the corresponding flip-flops, primary inputs or outputs. We formulate an integer linear program (ILP) on the path graph to compute the minimum clock period φopt for which the path graph has no critical cycles. An optimum solution to the ILP is determined from the optimum solution of the corresponding linear program (LP) relaxation. We show that φopt is also the optimum clock period for the circuit. After determining the optimum clock period, a feasible retiming for the optimum clock period is obtained using known retiming methods. Experimental results on several large benchmarks and production VLSI circuits show that our method is significantly faster than the best optimal retiming method known to date. Also, optimum retiming results for these benchmark circuits are being presented for the first time

Published in:

VLSI Design, 1995., Proceedings of the 8th International Conference on

Date of Conference:

4-7 Jan 1995