By Topic

Retiming of synchronous circuits with variable topology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Simon, S. ; Inst. for Network Theory & Circuit Design, Tech. Univ. Munchen, Germany ; Bucher, R. ; Nossek, J.A.

Generally, circuit design leads to a trade-off scenario between speed and various parameters like power dissipation, AT complexity, re-use of already existing cells, design time, etc. To deal with this trade-off the interaction between retiming and the selection of combinational elements from a set of cells with these different parameters is considered here. Additionally, modifications of the circuit graph concerning the interconnections, e.g. due to associativity of the underlying algorithm, lead to a parameterized topology. The algorithm presented an this paper combines all three, retiming, the selection of specific cells and the choice of an appropriate topology in one optimization step

Published in:

VLSI Design, 1995., Proceedings of the 8th International Conference on

Date of Conference:

4-7 Jan 1995