By Topic

A 1.08-Gb/s burst-mode clock and data recovery circuit using the jitter reduction technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kae-Dyi You ; Dept. of Commun. Eng., Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan ; Herming Chiueh

A 1.08-Gb/s CMOS half-rate burst-mode clock and data recovery (BMCDR) circuit with a novel jitter reduction technique is presented. There are several discrete delay time values in the programmable delay circuit (PDC) of the edge detector can be selected by five addressing inputs to create a "dynamic average" delay time that equals to half-of-data period (Tbit/2) to ensure minimum jitter accumulation. A prototype chip was designed with TSMC 0.18-mum CMOS 1P6M technology. The occupied die area of the CDR is 0.99 times 0.97 mm2, and the power consumption is 36 mW under a 1.8-V supply voltage.

Published in:

Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on

Date of Conference:

24-27 May 2009