Cart (Loading....) | Create Account
Close category search window

Simulation study of Time-Average-Frequency based clock signal driving systems with embedded Digital-to-Analog Converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Liming Xiu ; Texas Instrum. Inc., Dallas, TX, USA ; Chen-Wei Huang ; Gui, P.

The flying adder (FA) architecture is one of the latest developments in the area of on-chip frequency synthesis. It has two operating modes: integer-FA mode and fractional FA mode. In the fractional FA mode, a concept of time-average-frequency is used to synthesize certain frequencies that cannot be easily obtained using traditional methods. The issue of using time-average-frequency to drive digital systems has been studied in previous publications by the authors. In this paper, we investigate the impact of using time-average-frequency based clock signals to drive systems with embedded digital-to-analog converters (DAC).

Published in:

Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on

Date of Conference:

24-27 May 2009

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.