By Topic

Efficient VLSI design of a reverse RNS converter for new flexible 4-moduli set (2p+k, 2p+1, 2p−1, 22p+1)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Yuan-Ching Kuo ; Grad. Sch. of Eng. Sci. & Technol., Nat. Yunlin Univ. of Sci. & Technol., Touliu, Taiwan ; Su-Hon Lin ; Ming-hwa Sheu ; Jia-You Wu
more authors

In this paper we propose a flexible 4-moduli set (2p+k, 2p+1, 2p-1, 22p+1) which is profitable to construct a high-speed residue number system (RNS). We derive a simple reverse conversion algorithm for the proposed moduli set by using Chinese remainder theorem (CRT). The resulting converter architecture mainly consists of simple adders which are suitable to realize an efficient VLSI implementation. Based on TSMC 0.13 mum CMOS technology, the proposed reverse converter demonstrates its superiority in terms of area, delay and power over the converter design for the 4-moduli set (2n, 2n-1, 2n+1, 22n+1) under the various dynamic range (DR) requirements. Finally, the chip area, the clock rate and the power consumption of the proposed 32-bit reverse RNS converter are 1227 times 1227um2, 105 MHz and 1.3 mW respectively.

Published in:

Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on

Date of Conference:

24-27 May 2009