Referenced Items are not available for this document.
In this paper I introduced the term VLIW. VLIW was motivated by a compiler technique, and, for many readers, this paper was their introduction to "region scheduling" as well. I had put forward the first region scheduling algorithm, called trace scheduling, a few years before. Since region scheduling is a compiler technique, it is of interest to fewer people, but it enables superscalars and VLIWs with lots of instruction-level parallelism (ILP). Because I could see the power of region scheduling, I first began to think about VLIWs. I was fortunate in that this allowed me to coin the term instruction-level parallelism, and to work out a lot of the original details and terminology of ILP, before many others believed it was important.
Published in:
Solid-State Circuits Magazine, IEEE
(Volume:1
,
Issue:
2
)
Date of Publication: Spring 2009
- Page(s):
- 34 - 36
- ISSN :
- 1943-0582
- INSPEC Accession Number:
- 10732499
- Digital Object Identifier :
- 10.1109/MSSC.2009.932941
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 26 June 2009
- Issue Date :
- Spring 2009
- Sponsored by :
- IEEE Solid-State Circuits Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
