By Topic

An improved linear placement algorithm using node compaction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Y. G. Saab ; Dept. of Comput. Eng. & Comput. Sci., Missouri Univ., Columbia, MO, USA

Linear placement has several applications in the design of very large scale integrated (VLSI) circuits. Several authors have recently shown that node clustering or compaction enhances the performance of iterative algorithms. This paper describes a technique to extract clusters by means of an algorithm that identifies a maximum weight matching in a path graph in linear time. The resulting linear placement algorithm (CLP) combines node compactions and iterative improvement in an efficient and effective approach. The benefit of compaction is quite visible. Comparisons of the results of CLP with and without compaction on several test cases show the dramatic effect of compaction on the final solution. The approach of CLP is an efficient improvement of the linear placement algorithm of Saab and Chen [1994]. On many instances with known optimal solutions, CLP also achieves an optimal solution. The dependency of the results of CLP on the initial placement is minimal, since solutions found by CLP using many different starts do not significantly differ from each other. Under suitable assumption, CLP can be shown to run in O(nP), where n and P are the number of nodes and the number of pins of the input circuit, respectively

Published in:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  (Volume:15 ,  Issue: 8 )