By Topic

Performance evaluation of a microprocessor with on-chip DRAM and high bandwidth internal bus

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Iwata, S. ; Mitsubishi Electr. Corp., Itami, Japan ; Shimizu, T. ; Korematu, J. ; Dosaka, K.
more authors

The M32R/D is a 32-bit microprocessor with on-chip 2M-byte (16M-bit) DRAM. It has a 32-bit RISC CPU, 32-bit×16-bit multiply and accumulator, 2M-byte DRAM, 2K-byte cache memory, and a memory controller. The CPU, DRAM, and cache memory are connected with a 128-bit 66.6MHz internal bus. This wide internal bus allows high speed transfer of instructions. The use of a 128-bit bus resulted in a 13% improvement in performance as compared with 32-bit bus

Published in:

Custom Integrated Circuits Conference, 1996., Proceedings of the IEEE 1996

Date of Conference:

5-8 May 1996