By Topic

Charge-collection characteristics of GaAs heterostructure FETs fabricated with a low-temperature grown GaAs buffer layer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

11 Author(s)
McMorrow, D. ; Naval Res. Lab., Washington, DC, USA ; Weatherford, T.R. ; Knudson, A.R. ; Buchner, S.
more authors

The charge-collection characteristics of GaAs heterojunction-insulated-gate FETs fabricated with a low-temperature grown GaAs (LT GaAs) buffer layer are investigated as a function of device bias conditions for laser and ion irradiation. In accordance with earlier measurements, the LT GaAs FETs of this study exhibit a significant reduction in charge-collection efficiencies when compared to those of conventional FETs. This reduction in collected charge is associated with the efficient reduction of charge-enhancement mechanisms in the LT GaAs devices. It is revealed that charge-enhancement processes do occur in the LT devices under certain bias conditions, although at significantly reduced levels when compared to conventional FETs

Published in:

Nuclear Science, IEEE Transactions on  (Volume:43 ,  Issue: 3 )