Close category search window
 

Charge-collection characteristics of GaAs heterostructure FETs fabricated with a low-temperature grown GaAs buffer layer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
11 Author(s)
McMorrow, D. ; Naval Res. Lab., Washington, DC, USA ; Weatherford, T.R. ; Knudson, A.R. ; Buchner, S.
more authors

The charge-collection characteristics of GaAs heterojunction-insulated-gate FETs fabricated with a low-temperature grown GaAs (LT GaAs) buffer layer are investigated as a function of device bias conditions for laser and ion irradiation. In accordance with earlier measurements, the LT GaAs FETs of this study exhibit a significant reduction in charge-collection efficiencies when compared to those of conventional FETs. This reduction in collected charge is associated with the efficient reduction of charge-enhancement mechanisms in the LT GaAs devices. It is revealed that charge-enhancement processes do occur in the LT devices under certain bias conditions, although at significantly reduced levels when compared to conventional FETs

Published in:
Nuclear Science, IEEE Transactions on  (Volume:43 ,  Issue: 3 )

Date of Publication: Jun 1996

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.