By Topic

A methodology for worst-case design of BiCMOS integrated circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Alvarez, A.R. ; Aspen Semicond., San Jose, CA, USA ; Arreola, J. ; Pai, S.Y. ; Ratnakumar, K.N.

A corners methodology for BiCMOS is derived using CMOS corners as the basis. Five corners for CMOS are proposed. Coupled to the four axis corners are two bipolar corners per CMOS corner. This implies that for BiCMOS there are a total of nine possible transistor corners that are superimposed on temperature, voltage, and resistor variation. Physical correlation between MOS and bipolar parameters is taken into account by using numerical and analytical techniques. Both lithographic and diffusion/film variations are accounted for in the methodology. Using the described approach, nonphysical corners are eliminated and the total number of possibilities is restricted to those of practical interest. Resulting corners circuit simulations clearly show the advantage of using physically based worst-case process files. Also demonstrated is the robustness of the basic BiCMOS gate with respect to worst-case process files and temperature

Published in:

Bipolar Circuits and Technology Meeting, 1988., Proceedings of the 1988

Date of Conference:

12-13 Sep 1988