By Topic

A high level approach to design and implementation of real time low-level image processing operators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
de Barros, M.A. ; Dept. de Sistemas e Comput., Univ. Federal da Paraiba, Campina Grande, Brazil

This work describes a high level approach to design and hardware implementation of real time low level image processing (LLIP) operators. A description formalism is defined which is based on a modeling of LLIP applications on algorithmic, architectural and technological design levels. A library of LLIP primitives “premanufactured” using Xilinx FPGA (Field Programmable Gate Array) technology and a reference architectural model allows the user to design and to implement specific systems to real time applications

Published in:

Circuits and Systems, 1995., Proceedings., Proceedings of the 38th Midwest Symposium on  (Volume:2 )

Date of Conference:

13-16 Aug 1995