By Topic

A ternary systolic product-sum circuit for GF(3m) using neuron MOSFETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Muranaka, N. ; Fac. of Eng., Kansai Univ., Osaka, Japan ; Arai, S. ; Imanishi, S. ; Miller, D.M.

In this paper, we present a ternary systolic product-sum computation circuit for GF(3m) using voltage-mode neuron MOSFETs. The required subcircuits are discussed which together form a basic cell. The overall design which connects basic cells in a systolic manner, thereby making effective use of pipelining, is shown. SPICE simulations of the central part of the basic cell are presented which demonstrate its proper behaviour. The ternary circuit for GF(32 ) is compared to the binary circuit for GF(23) and is shown to be superior both in terms of the number of transistors and the number of connections

Published in:

Multiple-Valued Logic, 1996. Proceedings., 26th International Symposium on

Date of Conference:

29-31 May 1996