By Topic

Offset-trimming bit-line sensing scheme for gigabit-scale DRAM's

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jung-Won Sub ; Memory R&D Div., Hyundai Electron. Ind. Co. Ltd., Kyoungji, South Korea ; Rho, K.-M. ; Chan-Kwang Park ; Yo-Hwan Koh

A new offset-trimming bit-line sensing scheme is described which is suitable for gigabit-scale DRAM's. This sensing scheme can suppress the sensitivity degradation caused by the large electrical parameter variation of deep submicron transistors. The effective offset voltage dependence on trimming time is analyzed and verified with simulation results. As compared with a conventional direct sensing scheme, the proposed scheme shows remarkable improvement on the sensitivity. A test device was fabricated with a 0.25 μm CMOS technology and its measurement results indicate the successful operation of offset-trimming

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:31 ,  Issue: 7 )