By Topic

New TSPC latches and flipflops minimizing delay and power

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jiren Yuan ; Dept. of Phys. & Meas. Technol., Linkoping Univ., Sweden ; Svensson, C.

In the new TSPC flipflops, speed and power bottlenecks of the original TSPC and the existing differential flipflops are removed. Delays are reduced by factors of 2.0, 2.2 and 2.4 for the dynamic, the semi-static and the fully-static flipflops, respectively. In the same time, power consumptions are also reduced so the power-delay products are reduced by factors of 3.5, 3.4 and 6.5 for A=0.25. Moreover, the clock loads are minimized, the circuits are completely non-precharged and the logic-related transistors are purely n-type in both n-latches and p-latches. It means that all logic operations can be done completely by n-transistors, which gives a very large speed advantage to this kind of CMOS circuits.

Published in:

VLSI Circuits, 1996. Digest of Technical Papers., 1996 Symposium on

Date of Conference:

13-15 June 1996