Cart (Loading....) | Create Account
Close category search window

Dielectric isolation of silicon by anodic bonding

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Anthony, Thomas R. ; General Electric Research and Development Center, Schenectady, New York 12301

Your organization might have access to this article on the publisher's site. To check, click on this link: 

Dielectrically isolated silicon was produced by anodically bonding together a pair of silicon wafers whose surfaces were covered with an electrically nonconductive micron layer of thermally grown oxide. Although anodic bonding normally requires a conductive oxide, anodic bonding works with nonconductive silicon oxide if the total layer of silicon oxide is less than ten microns thick. The time needed for the anodic bonding process decreases monotonically with temperature because the increase in the deformability of silicon oxide overcomes the decrease in the maximum permissible anodic bonding voltage with temperature. However, factors such as silicon degradation and electrode reactions at very high temperatures indicate that a compromise temperature range of 850–950 °C is best for the anodic bonding of silicon oxide. Bonding voltages of 30–50 V for times of about an hour produced the best bonding yields at these temperatures. Anodically bonded silicon wafers were examined with infrared and ultrasonic transmission microscopy for bond quality. Small scattered nonbonded zones comprising on the average 5% of the total wafer area were found in all wafers. These nonbonded zones were the result of dust particles, entrapped gas, and dimensional mismatches between multiple bonding fronts.

Published in:

Journal of Applied Physics  (Volume:58 ,  Issue: 3 )

Date of Publication:

Aug 1985

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.