By Topic

A 500 MHz 1 Mb on-chip cache design using multi-level bit line sensing scheme

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
R. Guo ; Silicon Graphics Comput. Syst., Mountain View, CA, USA ; T. Y. Su ; Chia-Chi Chao

The article compares the overall delay between a conventional design scheme vs. this work for the same process technology. Separate write BLs and split read BLs reduce the first two timing components from 22 gd to 10 gd. A new SA design improves the sensing delay by 3 gd, and the differential dynamic implementation of sel mux/load aligner shaves 5 more gd from critical path. Therefore we conclude this design using multi-level sensing scheme can reduce 40 gd cycle time by conventional scheme down to 20 gd, achieving 500 MHz performance with today's technology.

Published in:

VLSI Circuits, 1996. Digest of Technical Papers., 1996 Symposium on

Date of Conference:

13-15 June 1996