By Topic

A selfconfigurable digital neuro chip addressing to multi-network architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Maruyama, M. ; Matsushita Electr. Ind. Co. Ltd., Osaka, Japan ; Nakahira, H. ; Fukuda, M. ; Sakiyama, S.
more authors

Discusses a self-configurable digital neuro chip which addresses a multi-network architecture designed for a large number of characters or image recognition system. Recently neuro chips which operate at high speed have been developed by using technologies of multiprocessor. However those neurochips are very expensive because of needs of large memory for synaptic weights and are not suitable for recognition with a large number of categories. In order to obtain better recognition performance with less memory we had to determine optimum network size and some parameters by trial and error. Thus we have proposed an original proliferating neuron model and a multi neural network (NN) model, originated two new schemes, DSP architecture suitable for a proliferating neuron and method of addressing to multi-network and fabricated in 0.5 /spl mu/m CMOS process. As a result. amount of total memory was dramatically reduced to 9%. This chip can classify up to 16,384 categories with performance of 1.75 msec/character on a single chip and can make the recognition system more compact and of lower cost.

Published in:

VLSI Circuits, 1996. Digest of Technical Papers., 1996 Symposium on

Date of Conference:

13-15 June 1996