By Topic

The IDCT processor on the adder-based distributed arithmetic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chingson Chen ; Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan ; Tian Sheuan Chang ; Chein-Wei Jen

A new distributed arithmetic (DA) method called adder-based DA is proposed in this paper to evaluate the inner products of vectors. This approach needs only 13% of transistor count and 30% of ROM area with comparable performance. A 2D inverse DCT (IDCT) chip is designed and implemented on the adder-based DA in 0.8 /spl mu/m SPDM CMOS technology to verify the correctness and efficiency of the method.

Published in:

VLSI Circuits, 1996. Digest of Technical Papers., 1996 Symposium on

Date of Conference:

13-15 June 1996