By Topic

FCL (FET coupled logic) circuit for 1.5 V, multi-GHz BiCMOS LSIs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Okamura, H. ; Syst. ASIC Div., NEC Corp., Kawasaki, Japan ; Sato, M. ; Nakamura, S. ; Kishi, S.
more authors

A BiCMOS FCL circuit using depression mode NMOS transistors is proposed. An FCL circuit operates stably at multi-GHz frequency with 1.5 V power supply using low cost silicon technologies, which has never been achieved by any other circuit techniques. The FCL logic circuits can be implemented with low voltage CMOS on a single chip.

Published in:

VLSI Circuits, 1996. Digest of Technical Papers., 1996 Symposium on

Date of Conference:

13-15 June 1996