By Topic

All Digital Duty Cycle Correction Circuit in 90nm Based on Mutex

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Swathi, R. ; Center for VLSI & Embedded Syst. Technol., Int. Inst. of Inf. Technol. ; Srinivas, M.B.

A duty cycle correction circuit (DCC) for high frequency clocks with fine resolution is designed and tested at 1.2 V in 90 nm CMOS process. Spice simulations show that this duty cycle corrector can adjust the output duty cycle to 50 plusmn 0.5% with input clock at 500 MHz and input duty cycle ranging from20% to 80%. DCC will not introduce any delay in the forward path, which makes it suitable for multi-phase clock applications. The proposed implementation uses the high frequency delay line and MUTEX (mutual exclusion element) based circuit for achieving high resolution.

Published in:

VLSI, 2009. ISVLSI '09. IEEE Computer Society Annual Symposium on

Date of Conference:

13-15 May 2009