By Topic

Test compaction methods for transition faults under transparent-scan

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Pomeranz, I. ; Sch. of ECE, Purdue Univ., West Lafayette, IN ; Reddy, S.M.

Transparent-scan was proposed as an approach to test generation and test compaction for scan circuits. Its effectiveness was demonstrated earlier in reducing the test application time for stuck-at faults. The authors show that similar advantages exist when considering transition faults. The authors first show that a test sequence under the transparent-scan approach can imitate the application of broadside tests for transition faults. Test compaction can proceed similar to stuck-at faults by omitting test vectors from the test sequence. Two new approaches for enhancing test compaction are described. Under the first approach, additional broadside tests are embedded in the transparent-scan sequence without increasing its length or reducing its fault coverage. This allows additional vectors to be omitted from the test sequence. Under the second approach, the order by which broadside tests appear in the transparent-scan sequence is modified so as to reduce the compacted sequence length. The authors also discuss the generation of several transparent-scan sequences of limited lengths by partitioning the broadside tests among different sequences.

Published in:

Computers & Digital Techniques, IET  (Volume:3 ,  Issue: 4 )