By Topic

Selective induction heating for wafer level bonding and packaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Mingxiang Chen ; Div. of MOEMS, Wuhan Nat. Lab. for Optoelectron., Wuhan ; Wenming Liu ; Yanyan Xi ; Changyong Lin
more authors

Selective induction heating for wafer level bonding is presented. The purpose of this paper is to investigate the relationships between the geometry of solder loop and temperature distribution in induction heating. Using finite element method (FEM) and IR thermal imager, temperature distribution and variation are explored, which shows that the temperature on the solder loops is a function of the area and edge width in the induction heating. The temperature difference between the solder loop and its center on PCB is about 180deg, which shows an obvious selective heating effect. Thermal images of circle and square solder array indicate uniform temperature distribution on the PCB in the induction heating. Good agreement between measured and simulated temperature variation have been achieved.

Published in:

Electronic Components and Technology Conference, 2009. ECTC 2009. 59th

Date of Conference:

26-29 May 2009