Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Electrical performance assessment of advanced substrate technologies for high speed networking applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

11 Author(s)
Savic, J. ; Cisco Syst., Inc., San Jose, CA ; Aria, P. ; Priest, J. ; Dugbartey, N.
more authors

High end computing and networking applications continue to drive silicon technologies for higher performance, increased bandwidth and frequency. The drive for higher performance has resulted in increased power dissipation. A method for mitigating power dissipation includes reducing the voltage but unfortunately the consequence is reduced noise margin. This paper evaluates the electrical performance and assess the design trade-offs of two new advanced packaging concepts designed to improve the PDN (Power Delivery Network) in a typical ASIC (Application Specific Integrated Circuit) by introducing features for enhancing core power decoupling and decreasing inductance and impedance in the organic substrate. A baseline test chip was redesigned into two advanced package configurations: (1) a package utilizing a conventional 4-4-4 substrate with SMT components mounted between the BGA (Ball Grid Array) balls, and (2) a package utilizing a 9+1 coreless substrate. A volume production 40 mm times 40 mm BGA package with a 14 times 14 mm functional test chip assembled onto a standard build-up 4-4-4 substrate running different traffic patterns in a networking device was used as the baseline for comparison Substrate level, package level and system level electrical performance tests were performed. Models for power plane impedance and core power noise were extracted using PowerSI and simulated using HSPICE for each new technology and compared to the baseline ASIC. Special test points were designed onto the substrates and custom lids were used to facilitate measurements of the power noise under different traffic patterns and payloads. All results were compared with the production baseline component design.

Published in:

Electronic Components and Technology Conference, 2009. ECTC 2009. 59th

Date of Conference:

26-29 May 2009