By Topic

A monolithic, constant-fraction discriminator using distributed R-C delay line shaping

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
M. L. Simpson ; Oak Ridge Nat. Lab., TN, USA ; G. R. Young ; R. G. Jackson ; M. Xu

A monolithic, CMOS, constant-fraction discriminator (CFD) was designed and fabricated in a 1.2-μ, N-well process. This circuit used an on-chip, distributed R-C delay line to realize the constant-fraction shaping. The delay line was constructed of a 4.8-μ wide, 500-μ long serpentine layer of polysilicon above a grounded second layer of polysilicon. This line generated about 1.1 ns of delay for a 5-ns risetime signal with a slope degradation of only 15%. The CFD also featured dc feedback for both the arming and zero-crossing discriminators to eliminate timing errors caused by offsets. The entire circuit, including the delay line, required an area of 200 μ×950 μ. The timing walk for 5-ns risetime signals over the dynamic range from -20 mV to -2 V was less than ±150 ps. Each channel of the CFD consumed ~15 mW from a single 5-V supply

Published in:

IEEE Transactions on Nuclear Science  (Volume:43 ,  Issue: 3 )