By Topic

Diffusion model to derate moisture sensitive surface mount IC's for factory use conditions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Shook, R.L. ; AT&T Bell Labs., Allentown, PA, USA ; Conrad, T.R. ; Sastry, V.S. ; Steele, D.B.

Recent industry specifications JESD22-A112 and IPC-SM-786A have identified a set of moisture sensitivity levels for classification of moisture/reflow sensitive devices. The established test conditions are meant to represent average worst-case factory environmental conditions that a plastic packaged surface mount integrated circuit (IC) can safely be exposed to after opening of the protective dry-bag. The exposure times imposed by the level classifications relate specifically to the equivalent testing condition, e.g., a Level 3 device must be assembled within 168 h for a factory environment of 30°C/60% relative humidity (RH). No equivalent exposure times are addressed by the specifications if the factory ambients are not at 30°C and 60% RH. This paper addresses the issue of equivalent exposure times for varying temperature-humidity conditions that a factory could maintain. A “derating” procedure has been developed that adopts a first principles approach for solution to moisture diffusion into plastic packages. One-dimensional and three-dimensional [(1-D) and (3-D)] mathematical and computer-generated solutions for moisture diffusion were obtained for plastic packaged IC's. Critical moisture concentrations, achieved at internal interfaces, during JEDEC/IPC testing conditions were calculated and used as a criterion for the “derating” procedure. Based on this approach, an equivalency table can be developed for any combination of factory temperature and humidity conditions. Validation of the theoretical predictions was carried out through experiments on two types of plastic packages: a plastic-packaged ball grid array (BGA) and a plastic quad flat pack (PQFP)

Published in:

Components, Packaging, and Manufacturing Technology, Part C, IEEE Transactions on  (Volume:19 ,  Issue: 2 )