By Topic

Embedded Vision Modules for Tracking and Counting People

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Alfredo Gardel Vicente ; Dept. of Electron., Univ. of Alcala, Alcala de Henares, Spain ; Ignacio Bravo Munoz ; Pedro Jimenez Molina ; JosÉ Luis Lazaro Galilea

This paper shows the algorithm implementation for a field-programmable gate array (FPGA)-based design for people counting using a low-level head-detection method. The hardware (HW) implementation on an FPGA allows the capture and online processing in real time on the same chip. Different annular patterns are used to process in parallel the image and detect heads of different sizes. Preprocessing and edge extraction are also made using reconfigurable HW. The developed system exploits HW processing, as the vision algorithm has been modified and tuned for HW implementation. It uses minimal area resources of a Spartan3 (1.5 Mgates), and its real-time performance is comparable with more sophisticated algorithms while utilizing very low cost circuits.

Published in:

IEEE Transactions on Instrumentation and Measurement  (Volume:58 ,  Issue: 9 )