By Topic

Efficient Use of Processing Cores on Heterogeneous Multicore Architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Calcado, F. ; List Embedded Real Lime Syst. Lab., CEA, Gif-Sur-Yvette ; Louise, S. ; David, V. ; Merigot, A.

One of the major challenges of multicore architectures is not only to aim toward high performance but also to efficiently harness the computing power of these systems. This is especially true for embedded systems where problems of energy and silicon efficiencies are critical. Multicore architectures provide significant gains for explicitly multi-threaded or dataflow applications. However, single-task applications commonly found in embedded systems do not fit well with current multicore architectures. To maximize performance and efficiency of the chip, communication and allocation-synchronization problems need to be addressed in concert with a coherent and carefully crafted approach of the programming interface. This paper focuses on allocation-synchronization problems and the programming interface of these architectures. The proposed mechanism is based on an intermediate level of parallelism and provides a solution for allocating and synchronizing processing cores with an easy to use instruction set architecture. This mechanism avoids global synchronization of cores when interruptions or exceptions occur on the main processor. This increases core utilizations among all applications executed on the chip and thus, chip efficiency. A preliminary evaluation has shown significant improvements in terms of performance, energy and silicon efficiencies of the chip.

Published in:

Complex, Intelligent and Software Intensive Systems, 2009. CISIS '09. International Conference on

Date of Conference:

16-19 March 2009