By Topic

Constant voltage stress induced degradation in HfO2/SiO2 gate dielectric stacks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Xu, Zhen ; SPT/ASTEG, IMEC, Kapeldreef 75, 3001 Leuven, Belgium ; Houssa, M. ; Carter, Richard ; Naili, Mohamed
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1063/1.1471920 

Defect generation in HfO2/SiO2 gate dielectric stacks under constant voltage stress is investigated. It is found that the stress induced electrical degradation in HfO2/SiO2 stacks is different than in the SiO2 layer. The variation of the gate leakage current with different polarities shows different degradation characteristics after stress. Positive charge generation is also observed under both negative and positive gate voltage polarities. These degradation phenomena are explained by the composite effect of three components: neutral trap generation, electron trapping, and positive charge generation in the gate stacks. © 2002 American Institute of Physics.

Published in:

Journal of Applied Physics  (Volume:91 ,  Issue: 12 )