By Topic

Effects of Plasma-Induced Si Recess Structure on n-MOSFET Performance Degradation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

Performance degradation of n-MOSFETs with plasma-induced recess structure was investigated. The depth of Si recess (dR) was estimated from the experiments by using Ar gas plasmas. We propose an analytical model by assuming that the damage layer was formed during an offset spacer etch. A linear relationship between threshold voltage shift (DeltaVth) and d R was found. Device simulations were also performed for n-MOSFETs with various (dR). Both |DeltaVth| and off-state leakage current increased with an increase in d R . The increase in |DeltaVth| becomes larger for smaller gate length. The results from device simulations are consistent with the analytical model. These findings imply that the Si recess structure induced by plasma damage enhances Vth-variability in future devices.

Published in:

Electron Device Letters, IEEE  (Volume:30 ,  Issue: 7 )