By Topic

A controlled probability random pulse generator suitable for VLSI implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Al-Khalili, A.J. ; Dept. of Electr. & Comput. Eng., Concordia Univ., Montreal, Que., Canada ; Al-Khalili, D.M.

A method for generating a controlled number of pulses randomly within a specified time is presented. The number of random pulses is preset by an external device. The theory of maximal-length pseudorandom binary sequences is used as the basis for the method. An example of such a random generator implemented in a single VLSI chip using 3-μm double-layer CMOS technology is presented. A controlled probability random generator based on the method proposed can be implemented in a single chip of not more than 500 gates

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:39 ,  Issue: 1 )