Referenced Items are not available for this document.
The paper proposes and analyses a scalable model of an associative distributed shared memory for massively parallel architectures. The proposed model is hierarchical and fits the modern style of structured parallel programming. If parallel applications are composed of a set of modules with a well-defined scope of interaction, the proposed model can induce a memory access latency time that only logarithmically increases with the number of nodes. Experimental results show the effectiveness of the model with a transputer-based implementation
Published in:
Programming Models for Massively Parallel Computers, 1995
Date of Conference: 9-12 Oct 1995
- Page(s):
- 25 - 32
- Meeting Date :
- 09 Oct 1995-12 Oct 1995
- Print ISBN:
- 0-8186-7177-7
- INSPEC Accession Number:
- 5200698
- Conference Location :
- Berlin
- Digital Object Identifier :
- 10.1109/PMMPC.1995.504338
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
