By Topic

Charge trapping in metal-ferroelectric-insulator-semiconductor structure with SrBi2Ta2O9/Al2O3/SiO2 stack

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Xu, Zhen ; IMEC, Kapeldreef 75,3001 Leuven, Belgium KU Leuven, ESAT, Kasteelpark Arenberg 10, 3001 Leuven, Belgium ; Kaczer, Ben ; Johnson, Jo ; Wouters, Dirk
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link: 

The charge trapping is studied in metal-ferroelectric-insulator-semiconductor (MFIS) capacitors with SrBi2Ta2O9 (SBT)/Al2O3/SiO2 gate stack by high-frequency and pulsed capacitance-voltage (CV) measurements. The ferroelectric polarization is observed by high-frequency CV. Under fast gate voltage sweep in pulsed CV, the delay of electron trapping detrapping in the buffer layer induces an opposite CV hysteresis direction than that of the ferroelectric polarization. For memory programming, the hole trapping in the gate stack limits the electric field in SBT. Furthermore, the electron trapping during stress induces serious threshold voltage instability as well as erratic memory read out. All these charge trapping problems are important for the practical application and reliability of the memory with MFIS structure.

Published in:

Journal of Applied Physics  (Volume:96 ,  Issue: 3 )