By Topic

Minimal linear equivalent analysis of a variable-memory binary sequence generator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
J. D. Golic ; Inst. of Appl. Math. & Electron., Belgrade, Yugoslavia ; M. J. Mihaljevic

Starting from a memory-based nonlinear generator due to P.R. Geffe (1973), a binary sequence generator (MEM-BSG), consisting of three linear feedback shift registers and a variable memory, is defined and analyzed. The MEM-BSG is shown to be convenient for generating fast binary sequences of large period and linear complexity, which may be useful in spread-spectrum and cryptographic applications

Published in:

IEEE Transactions on Information Theory  (Volume:36 ,  Issue: 1 )