By Topic

Frontiers of silicon-on-insulator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Celler, G.K. ; Soitec USA, 2 Centennial Drive, Peabody, Massachusetts 01960 ; Cristoloveanu, S.

Your organization might have access to this article on the publisher's site. To check, click on this link: 

Silicon-on-insulator (SOI) wafers are precisely engineered multilayer semiconductor/dielectric structures that provide new functionality for advanced Si devices. After more than three decades of materials research and device studies, SOI wafers have entered into the mainstream of semiconductor electronics. SOI technology offers significant advantages in design, fabrication, and performance of many semiconductor circuits. It also improves prospects for extending Si devices into the nanometer region (≪10 nm channel length). In this article, we discuss methods of forming SOI wafers, their physical properties, and the latest improvements in controlling the structure parameters. We also describe devices that take advantage of SOI, and consider their electrical characteristics. © 2003 American Institute of Physics.

Published in:

Journal of Applied Physics  (Volume:93 ,  Issue: 9 )