By Topic

Design of a performance enhanced traceback algorithm for the Viterbi decoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Hwang, E.-J. ; Dept. of Electron. Eng., Sogang Univ., Seoul ; Lee, J.-H. ; Kim, S. ; Na, M.-S.
more authors

The authors propose an efficient traceback scheme for the parallel hardware implementation of the Viterbi algorithm. Compared to the conventional Viterbi algorithm, where output is selected arbitrarily when multiple survivor paths exist, the proposed algorithm decides decoding output by analysing the survivor paths of consecutive tracebacks. Experimental results show that the proposed algorithm exhibits improved error-correction capability compared to the existing algorithms

Published in:

Electronics Letters  (Volume:32 ,  Issue: 14 )