Ultra-low latency reconfigurable Photonic Network on Chip architecture based on application pattern

This paper presents a reconfigurable Photonic Network on Chip architecture and evaluates its ultra-low latency potential. The latency performance simulation shows a 50% decrease compared to static photonic network on chip.