By Topic

Design of a low-power 32 K CMOS programmable delay-line memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
K. Dejhan ; Ecole Nat. Superieure des Telecommun., Paris, France ; N. Demassieux ; O. Colavin ; A. Galisson
more authors

A design of a programmable digital delay based on shift registers in 1.2-μm CMOS technology is presented. The main features of this design are 20-MHz operating frequency and 200-mW power dissipation for four 1025-pixel×8-b delay lines. An integrable circuit technique for decreasing the power dissipation of the shift register is also suggested

Published in:

IEEE Journal of Solid-State Circuits  (Volume:25 ,  Issue: 1 )