Cart (Loading....) | Create Account
Close category search window

Compact CMOS circuit for outlier removal

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Wilson, D.M. ; Dept. of Electr. Eng., Kentucky Univ., Lexington, KY, USA

A CMOS chip that averages an array of analogue inputs and removes outlying inputs from the calculation of the output is presented. Implemented in analogue VLSI, these circuits perform the outlier-based averaging massively in parallel, while using only 13 transistors per analogue input in the array. This technique allows the preprocessing of massive arrays of analogue inputs, commonly found in sensing applications, on the input plane itself, thereby reducing the communication bottleneck at the chip I/O interface

Published in:

Electronics Letters  (Volume:32 ,  Issue: 11 )

Date of Publication:

23 May 1996

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.