By Topic

Genetic framework for the high level optimisation of low power VLSI DSP systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
M. S. Bright ; Sch. of Eng., Univ. of Wales, Cardiff, UK ; T. Arslan

The authors present a technique for optimising CMOS based DSP systems for power. A genetic algorithm is used to reduce power, while tracking area and speed specifications, through the application of high level transformations. The algorithm searches for systems with the lowest power consumption within a large solution space. Results are presented which demonstrate the efficiency of the genetic algorithm as a power optimisation tool for complex VLSI systems

Published in:

Electronics Letters  (Volume:32 ,  Issue: 13 )