By Topic

Chopper stabilised ΠΔΣ analogue to digital conversion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kong, S.K. ; Dept. of Electr. & Comput. Eng., California Univ., San Diego, La Jolla, CA, USA ; Ku, W.H.

A chopper stabilised ΠΔΣ ADC architecture is proposed. A chopper stabilised version of ΠΔΣ ADC, which has identical performances to the regular ΠΔΣ ADC but is immune to low frequency noises such as DC offsets, can be obtained without adding hardware complexities

Published in:

Electronics Letters  (Volume:32 ,  Issue: 12 )