By Topic

Flexible VLSI architecture of motion estimator for video image compression

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Seung Hyun Nam ; Dept. of Electr. Eng., Yonsei Univ., Seoul, South Korea ; Moon Key Lee

A linear array architecture for a full-search block matching algorithm is proposed. It is suitable for low bit-rate video applications with a single chip realization. It uses a parallel algorithm based on the idea of partial result accumulation. Combining a serial data input with registers for a line of search window pixels and operating on them in parallel, the partial results of the candidate block distortions are obtained for all horizontal search positions, which are successively accumulated into a cyclic storage buffer. Based on this scheme, a flexible architecture can be designed for motion vector estimation of different search ranges and block sizes

Published in:

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing  (Volume:43 ,  Issue: 6 )