By Topic

Design of minimal-level PLA self-testing checkers for m-out-of-n codes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Piestrak, S.J. ; Inst. of Eng. Cybern., Tech. Univ. Wroclaw, Poland

This paper presents the design of minimal-level PLA self-testing checkers (STCs) for incomplete m-out-of-n (m/n) codes and 1-out-of-n (1/n) codes. All checkers are selftesting for three classes of typical PLA faults and hence they are all crosspoint irredundant. A number of various incomplete m/n codes which exhibit the two-closure property with balanced partitioning are constructed, which allow one to build two-level area optimal PLA STCs for incomplete m/n codes with virtually any capacity. These new PLA STC's for m/n codes are then used to build a family of efficient three-level PLA STCs for most 1/n codes. In most cases, the new checkers offer area and/or active device number reduction, compared to existing designs which rely upon m/2m codes only. Obviously, all new minimal-level checkers can be implemented using logic gates as well.

Published in:

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on  (Volume:4 ,  Issue: 2 )