Cart (Loading....) | Create Account
Close category search window
 

A real-time clustering microchip neural engine

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Serrano-Gotarredona, T. ; Dept. of Analog Design, Centro Nacional de Microelectron., Seville, Spain ; Linares-Barranco, B.

This paper presents an analog current-mode VLSI implementation of an unsupervised clustering algorithm. The clustering algorithm is based on the popular ART1 algorithm, but has been modified resulting in a more VLSI-friendly algorithm that allows a more efficient hardware implementation with simple circuit operators, little memory requirements, modular chip assembly capability, and higher speed figures. The chip described in this paper implements a network that can cluster 100 binary pixel input patterns into up to 18 different categories. Modular expansibility of the system is directly possible by assembling a V/spl times/M array of chips without any extra interfacing circuitry, so that the maximum number of clusters is 18/spl times/M and the maximum number of bits of the input pattern is N/spl times/100. Pattern classification and learning is performed in 1.8 /spl mu/s, which is an equivalent computing power of 4.4/spl times/10/sup 9/ connections per second plus connection-updates per second. The chip has been fabricated in a standard low cost 1.6 /spl mu/m double-metal single-poly CMOS process, has a die area of 1 cm/sup 2/, and is mounted in a 120-pin PGA package. Although internally the chip is analog in nature, it interfaces to the outside world through digital signals, and thus has a true asynchronous digital behavior. Experimental chip test results are available, obtained through digital chip test equipment. Fault tolerance at the system level operation is demonstrated through the experimental testing of faulty chips.

Published in:

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on  (Volume:4 ,  Issue: 2 )

Date of Publication:

June 1996

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.