By Topic

Electrical and thermal transient during dielectric breakdown of thin oxides in metal-SiO2-silicon capacitors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
7 Author(s)
Lombardo, S. ; Istituto Nazionale di Metodologie e Tecnologie per la Microelettronica (IMETEM), Consiglio Nazionale delle Ricerche, stradale Primosole, 50, I-95121 Catania, Italy ; Crupi, F. ; La Magna, A. ; Spinella, C.
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link: 

The dielectric breakdown of gate oxide layers with thickness of 35 and 9.3 nm in metal-oxide-semiconductor capacitors with a n+ polycrystalline Si/SiO2/n-Si stack was investigated. Breakdown was characterized in a particular circuit configuration by following the time evolution of voltage, current, and power through the capacitor with a time resolution of the order of 2 ns. A detailed morphological characterization of the damaged samples by emission and transmission electron microscopy is shown and discussed. The results of the morphological analysis and of the electrical measurements are quantitatively discussed by simulating, through heat-flow calculations, the time evolution of the temperature in the regions interested to the breakdown phenomenon. © 1998 American Institute of Physics.

Published in:

Journal of Applied Physics  (Volume:84 ,  Issue: 1 )