System Maintenance:
There may be intermittent impact on performance while updates are in progress. We apologize for the inconvenience.
By Topic

Performance evaluation of ATM switches under various traffic and buffering schemes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hamdi, M. ; Dept. of Comput. Sci., Hong Kong Univ. of Sci. & Technol., Kowloon, Hong Kong ; Muppala, J.

B-ISDN networks are designed to offer a variety of services with bit rates ranging from several kb/s to hundreds of Mb/s, and in some cases approaching Gb/s. A multiplicity of rates and the burstiness of traffic sources lead naturally to systems based on the fast packet switching (or asynchronous transfer mode) concept. The requirement of data buffering and high-speed processing of packet headers have resulted in a plethora of proposals for ATM switching nodes. In particular, the class of nonblocking ATM switches has received the most attention. This paper reviews this class with emphasis on contention resolution methods and communication traffic performance

Published in:

Global Telecommunications Conference, 1995. GLOBECOM '95., IEEE  (Volume:2 )

Date of Conference:

14-16 Nov 1995