By Topic

Hole confinement and mobility in heterostructure Si/Ge/Si p-channel metal–oxide–semiconductor field effect transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
7 Author(s)
Cyca, B.R. ; Department of Electronics, Carleton University, Ottawa, Ontario, Canada K1S 5B6 ; Robins, K.G. ; Tarr, N.G. ; Xu, D.X.
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1063/1.365415 

Heterostructure Si/Ge/Si p-metal–oxide–semiconductor field effect transistors (MOSFETs) with 1-nm-thick pure Ge channels grown pseudomorphically on Si substrates have been fabricated and characterized. Simultaneous solution of Schrodinger and Poisson’s equations reveals that the 1-nm-thick Ge region can effectively confine holes in a subsurface channel. This result is confirmed through the fabrication of test MOS capacitors and MOSFETs using a process with plasma enhanced chemical vapor deposition gate oxide and a peak thermal budget of just 5 s at 600 °C. (Raman spectroscopy shows that this thermal treatment does not significantly relax the strain in the Ge layer). However, transconductance measurements on the MOSFETs indicate that the mobility of holes in the buried channel is substantially less than at the Si surface. It is speculated that this poor mobility may result from hole scattering at the abrupt Si/Ge interface. © 1997 American Institute of Physics.

Published in:

Journal of Applied Physics  (Volume:81 ,  Issue: 12 )