By Topic

Bandwidth reduced H.264/AVC hardware design with various windows of lossless compressor and cache scheme

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Chan-Sik Park ; Digital Media R&D center, Samsung electronics company, Suwon, Korea

The bus bandwidth insufficiency and the real-time processing of H.264/AVC are the most serious problems in High Definition (HD) or Ultra Definition (UD) video data. This paper presents the bandwidth reduced architecture to solve these problems. By using various windows of lossless compressor and cache scheme with each controller, we can significantly reduce both data bandwidth and processing cycles.

Published in:

2009 Digest of Technical Papers International Conference on Consumer Electronics

Date of Conference:

10-14 Jan. 2009