By Topic

Simulation and planning method for on-chip power distribution — An industry perspective

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Zhu, Q.K. ; Chameleon Syst. Inc., Castro Valley, CA ; Bars, V.

Power grid's planning in the early design stage is hard, but critical for the layout area and circuit performance. Full-chip level's accurate mathematical modeling of switching currents in the power grid is an almost impossible mission, although many previous research works have been existed. We introduce two industry methods for the power distribution planning in the early design stage, especially in the region of standard cells as well as the full chip level. Modeling details of ldquosimplifiedrdquo current sources, for the full-chip power grid simulation in the early planning, are explained for one SOC example in the paper.

Published in:

Design and Diagnostics of Electronic Circuits & Systems, 2009. DDECS '09. 12th International Symposium on

Date of Conference:

15-17 April 2009